This paper presents a fourth-order bandpass sigma-delta modulator that has been designed using fully-differential switched-current circuits in a 0 . 8~ CMOS technology. The modulator prototype has been obtained by applying a lowpass to bandpass transformation (Z-L-z-3 to a second-order lowpass EA modulator.
I. INTRODUCTION
Bandpass oversampled ZA converters are very convenient for the front-end of modern narrow-band communication systems [l-31. Similar to lowpass, bandpass CA converters use oversampling and feedback of the quantization noise to exchange operation speed for resolution and thus increase robustness against unavoidable hardware parasitics and tolerances.
Realizations of bandpass CA modulators using continuous-time circuits with off-chip LC resonators [4] and monolithic discrete-time switched-capacitor (SC) circuits [5-71 have been reported. These latter prototypes featured center frequencies in the range of 455kHz to 10.7MHz, bandwidths in the range of lOKhz to 200Khz, and resolutions in the range of 9 to 14bit, in BiCMOS [7] or double-poly CMOS technology [5- Assuming that the 1 bit quantizer in Fig. 1 can be modelled as an additional noise source with k effective gain, the modulator output is given as,
where X(z) is the modulator input signal, Y(z) is the modulator output, and E(z) is the additional quantization noise source in the linear model. The transfer function of the input is a double-delay and the transfer function of the quantizationnoise has two transmission zeros inf44. This is the equivalent of the two zeros in DC of the lowpass prototype.
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III. Design of the modulator blocks

A.Resonator SI
The resonator block has been implemented using a cascade of two backward-Euler integrator blocks with biquad feedback [7] as shown in Fig. 6 shows a schematic of the 1-bit DIA converter used, consisting of a current source controlled by the (;omparator output [I 17. The type of current source used has been chosen so that it resembles the structure of the cell memory. The two output currents change the flow direction depending on the comparator output. A small ofset is no serious problem for the modulator. Pmos switches are used dlue to the mpul voltage range required in the integrators. The regenerative latch operates as follows: the input currents are sampled in the complementary $2d phase since the switches are pmos, developing a small difference voltage through the nmos switch. When the nmos switch opens, the current which flows through this switch cuts off abruptly, and the latch impedance changes from positive to negative (positive feedback). Consequently, depending on the sign of the small difference of stored voltage, the latch output nodes ( R and S ) will go to the positive or negative rail. A quick comparison is thus obtained with low input currer?t levels.
B. I-bit D/A Converter
(7. I-bit Quantizer
IV. Simulation Results
This section presents some results of the electrical simulation obtained throughout the design. Fig.8 shows several simulations made of the modulator blocks using HSPICE. Fig. 8a shows an analysis in AC of the cell memory, it presents 50 Mhz bandwidth. Transient simulation of this cell in the storage phase is shown in Fig.  8b, v(out) is the gate voltage of the memory transistor, Fig.  8c shows the time response of the integrator to a sinusoidal input of 5pA range and lMhz when sampled to 10Mhz. Finally, Fig. 8d shows a simulation of the time response of the Resonator block when it is excited by an impulse signal of lOpA range. The Resonator output should repeat the values in the ranges lOpA, 0, -10pA, 0 periodically. Since there are loss coefficients, the output range value attenuates. Fig 9 shows simulation of the SNR regarding the input range, taking into account the distinct non-linearities appearing in SI circuits. These have been measured using HSPICE and introduced in the ASIDES models for the modulator blocks The values of these errors are: finite conductance ratio error eg=0.04%, settling error e,=0.27%, and load injection error e,=0.23%. A variation of 1.0% in the value of R has also been considered.
Resonator.
V. Conclusions
An SI bandpass XA modulator has been designed up to a layout level in a CMOS 0.8pm technology of AMs. The arquitecture is based in a second order lowpass prototype using the transformation z-'->-Y2. The SI cell memory used are fully differential regulated cascode to minimize the errors. The predicted resolution is of 11.6 bits for a sampling frequency of 10Mhz applied to a signal centered on 2.5-with a bandwidth of 30Khz. Fig. 11 shows the entire Layout o f t G circuit, including the pads with an area of 1.2~1.4" .. In addition to the modulator, a clock phase generator and a single-ended V-I to differential converter have been included to GaSG testing, as shown in Fig. 10 . A preliminary experimental result from the fabricated prototype is shown in Fig. 12 . This spectrum corresponds to the output of the bandpass modulator with 2.5Mhz of clock frequency and a -8.2 dI3 sinusoidal input.The functionality of the SI bandpass is demonstrated, and better resolution and frequency are 9 expected. 
